

PTO/SB-27 (08-00)

**TRANSMITTAL
FORM**

(to be used for all correspondence after initial filing)

Total Number of Pages in this Submission

30

Application Number

10/025,289

Filing Date

December 19, 2001

First Named Inventor

Andrew K. Martin

Group Art Unit

2818

Examiner Name

Annette M. Thompson

Attorney Docket Number

SC11522TS

ENCLOSURES

(check all that apply)

☒ Fee Transmittal Form☐ Fee Attached☐ Amendment/Reply☐ After Final☐ Affidavits/Declaration(s)☐ Extension of time Request☐ Express Abandonment Request☐ Information Disclosure Statement☐ Certified Copy of Priority Documents☐ Response to Missing Parts/
Incomplete Application☐ Response to Missing Parts
Under 37 CFR 1.52 or 1.53☐ Assignment Papers
(for an Application)☐ Drawing(s)☐ Licensing-Related papers☐ Petition☐ Petition to Convert to a
Provisional Application☐ Power of Attorney, Revocation,
Change of Correspondence
Address☐ Terminal Disclaimer☐ Request for Refund☐ CD, Number of CDs

Remarks

☐ After Allowance

Communication to Group

☐ Appeal Communication to Board
of Appeals and Interferences☒ Appeal Communication to Group
(Appeal Notice, Brief, Reply Brief)☐ Proprietary Information☐ Status Letter with appropriate copies☒ Return Postcard☐ Other Enclosure(s) (please identify below)☐ Response to Restriction Requirement☐ Associate Power of Attorney☐ RCE☐ Copy of Notice to File Missing Parts☐ Transmittal of Formal Drawings☐ Cited References ***SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT**Firm or
Individual

Joanna G. Chiu

Registration No.

43,629

Signature

Date

8/3/04

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage thereon, as first-class mail, in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on the date listed below:


Typed or printed name

Pat Thomas

Signature

Date

8-3-04

**FEE TRANSMITTAL**

Patent fees are subject to annual revision

Complete if Known

Application Number	10/025,289
Filing Date	December 19, 2001
First Named Inventor	Andrew K. Martin
Examiner Name	Annette M. Thompson
Group Art Unit	2825
Attorney Docket No.	SC11522TS

TOTAL AMOUNT OF PAYMENT (\$)**320****METHOD OF PAYMENT**

1. ☒ The Commissioner is hereby authorized to charge indicated fees and credit any overpayment to:

Deposit Account Number **503079**Deposit Account Name **Freescale Semiconductor, Inc.**☒ Charge Any Additional Fee required under 37 CFR 1.16 and 1.17☐ Applicant claims small entity status. See 37 CFR 1.27

2. ☐ Payment Enclosed:

☐ Check ☐ Credit Card ☐ Money Order ☐ Other**FEE CALCULATION****1. BASIC FILING FEE**

Large Fee Code	Entity Fee (\$)	Small Fee Code	Entity Fee (\$)	Fee Description	Fee Paid
1001	770	2001	375	Utility filing fee	
1002	330	2002	165	Design filing fee	
1003	520	2003	260	Plant filing fee	
1004	750	2004	375	Reissue filing fee	
1005	160	2005	80	Provisional filing fee	

SUBTOTAL (1) (\$)

2. EXTRA CLAIM FEES

Total Claims	Previously Paid**	Extra Claims	Fee from below	Fee Paid
Independent Claims	20	X	18	
	3	X	86	
Multiple Dependent			280	

Large Fee Code	Entity Fee (\$)	Small Fee Code	Entity Fee (\$)	Fee Description
1202	18	2202	9	Claims in excess of 20
1201	84	2201	42	Independent claims in excess of 3
1203	280	2203	140	Multiple dependent claim, if not paid
1204	84	2204	42	* Reissue independent claims over original patent
1205	18	2205	9	* Reissue claims in excess of 20 and over original patent

SUBTOTAL (2) (\$)

**OR NUMBER PREVIOUSLY PAID, IF GREATER THAN STANDARD ALLOWANCE.

*For Reissues, see above

SUBMITTED BYName (Print/Type) **Joanna G. Chiu**

Signature

Registration No. **43,629** Telephone **(512) 996-6839**

Date

8/3/04**FEE CALCULATION (continued)****3. ADDITIONAL FEES**

Large Entity Fee Code	Large Entity Fee (\$)	Small Entity Fee Code	Small Entity Fee (\$)	Fee Description
1051	130	2051	65	Surcharge - late filing fee or oath
1052	50	2052	25	Surcharge - late Provisional filing
1053	130	1053	130	Non-English specification
1812	2520	1812	2520	For filing a request for ex parte Reexamination
1804	920*	1804	920*	Requesting publication of SIR prior to Examiner action
1805	1840*	1805	1840*	Requesting publication of SIR after Examiner action
1251	110	2251	55	Extension for reply within first month
1252	410	2252	205	Extension for reply within second month
1253	930	2253	465	Extension for reply within third month
1254	1450	2254	725	Extension for reply within fourth month
1255	1970	2255	985	Extension for reply within fifth month
1401	320	2401	160	Notice of Appeal
1402	320	2402	160	Filing a brief in support of an appeal
1403	280	2403	140	Request for oral hearing
1451	1510	1451	1510	Petition to institute a public use proceeding
1452	110	2452	55	Petition to revive - unavoidable
1453	1300	2453	650	Petition to revive - unintentional
1501	1300	2501	650	Utility issue fee (or reissue)
1502	470	2502	235	Design issue fee
1503	630	2503	315	Plant issue fee
1460	130	1460	130	Petitions to the Commissioner
1807	50	1807	50	Processing fee under 37 CFR 1.17(q)
1806	180	1806	180	Submission of IDS
8021	40	8021	40	Recording each patent assignment per property (times number of properties)
1809	750	2809	375	Filing a submission after final rejection (37 CFR § 1.129(a))
1810	750	2810	375	For each additional invention to be examined (37 CFR § 1.129(b))
1801	750	2801	375	Request for Continued Examination (RCE)
1802	900	1802	900	Request for expedited examination of a design application

Other fee (specify)

* Reduced by Basic Filing Fee paid

SUBTOTAL (3) (\$)**320**

Complete (if applicable)



IFW
SC11522TS
Martin et al.

AP/2825
8

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Andrew K. Martin et al.

Serial No.: 10/025289

Filed: December 19, 2001

For: DESIGN VERIFICATION SYSTEM
FOR AVOIDING FALSE FAILURES
AND METHOD THEREFOR

August 3, 2004

Art Unit: 2825

Examiner: Annette M. Thompson

Docket No.: SC11522TS

I HEREBY CERTIFY THAT THIS CORRESPONDENCE IS BEING
DEPOSITED WITH THE UNITED STATES POSTAL SERVICE AS FIRST
CLASS MAIL IN AN ENVELOPE ADDRESSED TO:
COMMISSIONER OF PATENTS AND TRADEMARKS
PO BOX 1450, ALEXANDRIA, VA 22313-1450
ON: 8-3-04

FREESCALE SEMICONDUCTOR, INC.

Pat Thomas
SIGNATURE

8-4-04
DATE

APPELLANTS' BRIEF ON APPEAL

COMMISSIONER OF PATENTS AND TRADEMARKS
ALEXANDRIA, VA 22313-1450

BOARD OF PATENT APPEALS & INTERFERENCES:

This brief is filed pursuant to 37 C.F.R. §1.192 in the matter of the Appeal to the Board of Appeals and Interferences of the rejection of the claims of the above-referenced application for patent. Authorization to charge Appellants' deposit account for fees associated with filing this Appeal Brief is provided in an accompanying Fee

Transmittal paper.

08/06/2004 FMETEK11 00000017 503079 10025289

01 FC:1402

330.00 DA

REAL PARTY IN INTEREST

The present application is wholly assigned to FREESCALE SEMICONDUCTOR, INC., a Delaware corporation with its headquarters in Austin, Texas.

RELATED APPEALS AND INTERFERENCES

Appellants are unaware of other appeals or interferences that will directly affect, be directly affected by, or have a bearing on the Board's decision in this appeal.

STATUS OF CLAIMS

Claims 1-26 are the subject of this appeal. Claims 1-26 were presented to the USPTO for the first time on December 19, 2001, the filing date of the present application. In a first Office Action, the Examiner objected to claims 9 and 16, rejected claims 1-18 and 21-25 under 35 USC 102 (e) as being anticipated by Martin et al. (US Patent 6,378,112), rejected claims 19, 20, and 26 under 35 USC 102(b) as being anticipated by Pixley et al. (US Patent 5,754,454). Appellants responded to the objection by amending claims 9 and 16, and responded to the rejection of claims 1-26 with arguments. The Examiner finally rejected the claims on the same grounds as originally rejected, and withdrew the objections of claims 9 and 16. Appellants responded in an after final response with arguments. At this point, claims 1-26 were still pending. The Examiner did not find Appellants' arguments persuasive. Thus, Appellants submitted a Notice of Appeal on June 3, 2004. This Appeal Brief is being submitted in support of the Notice of Appeal.

STATUS OF AMENDMENTS

The claims being appealed are claims 1-8, 10-15, and 17-26 as originally filed, and claims 9 and 16 as amended in Appellants' reply submitted November 21, 2003.

SUMMARY OF THE INVENTION

Appellants' invention relates generally to semiconductor device structures, and more specifically to trench isolation structures. System on a chip solutions require the ability to fabricate different semiconductor device structures into a same chip. However, different semiconductor device structures may have different isolation requirements. For example, system on a chip solutions may require both a non-volatile memory (NVM) device and logic to be within the same chip. Trenches within an NVM device, though, generally require wider trenches with a thicker oxide lining and greater trench corner rounding as compared to trenches outside the NVM device. Therefore, different regions within a chip may require different trench widths. Embodiments of the present invention allow for sufficient liner thicknesses and sufficient corner rounding for both narrower and wider width trenches while preventing the formation of voids within the narrower width trenches.

FIG. 1 illustrates one embodiment of a semiconductor device structure 10 having a narrower width trench 18 and a wider width trench 20 within a substrate 12, a stress relief layer 14, and a barrier layer 16. FIG. 2 illustrates semiconductor device structure 10 after formation of liner layers 22 and 24 within trenches 18 and 20. In one embodiment, these liners are formed by thermally growing oxide within the trenches (see page 5, lines 16-18, of the present application). The grown oxide within trenches 18 and 20 therefore allow for sufficient degrees of corner rounding (illustrated in FIG. 2 as corners 21 and 23) in different regions of an integrated circuit (see page 7, lines 1-6, of the present application). In FIG. 3, a masking layer 26 is formed overlying wider width

trench 20 (see page 7, lines 15-18, of the present application), and in FIG. 4, an etch is performed to remove at least a portion of liner layer 22 within narrower width trench 18 (see page 7, lines 18-22, of the present application). In one embodiment, all of liner layer 22 may be removed. FIG. 5 illustrates semiconductor device structure 10 after removing masking layer 26 and subsequently forming a trench fill layer 30.

In an alternate embodiment illustrated in FIG. 6, after completing the structure illustrated in FIG. 2 (that is, after formation of liner layers 22 and 24), at least a portion of both liner layers 22 and 24 is removed (see page 10, lines 3-15, of the present application). In one embodiment, all of liner layers 22 and 24 may be removed. Therefore, in this embodiment, a masking layer such as masking layer 26 of FIGs. 3 and 4 is not needed. FIG. 7 illustrates the semiconductor device structure of the embodiment of FIG. 6 after subsequently forming a trench fill layer 30.

Therefore, note that in either embodiment (where at least a portion of liner 22 is removed with the use of masking layer 26 or where at least a portion of both liners 22 and 24 is removed without requiring the use of masking layer 26), isolation trenches of different widths may be formed in different regions of an integrated circuit while still allowing for sufficient liner thicknesses and sufficient corner rounding, due, for example, to the thermally grown oxide liners 22 and 24 (see page 8, line 25, to page 9, line 8, and see page 11, line 15, to page 12, line 8, of the present application).

ISSUES

- 1) Are claims 1-18 and 21-25 anticipated by Martin et al. (US 6,378,112), under 35 U.S.C. 102(e)?
- 2) Are claims 19, 20, and 26 anticipated by Pixley et al. (US 5,754,454), under 35 U.S.C. 102(b)?

GROUPING OF CLAIMS

Group A → Claims 1-9, 12-16, and 18

Group B → Claims 10 and 11

Group C → Claim 17

Group D → Claims 19 and 20

Group E → Claims 21, 22, 24, and 25

Group F → Claim 23

Group G → Claim 26

The requested division is on the basis that the claims of Group A are directed to a verification system or a method for verifying functional similarity between a first design and a second design which includes applying one or more constraints to the characterization of the failure, the one or more constraints representing restrictions on permissible test parameters of the second design representation, and determining whether the one or more constraints will prevent the failure from occurring. The claims of Group A are rejected over Martin et al., and they stand or fall together. The claims of Groups B and C are dependent off of Group A, but include additional limitations. The claims of Group B stand or fall together. The claims of Group D are directed to a computer readable storage medium for storing a verification system which includes a set of instructions which, when executed, implement a process including applying one or more constraints to the characterization of the failure, the one or more constraints representing restrictions on permissible test parameters of the second design representation, and determining whether the one or more constraints will prevent the failure from occurring. The claims of Group D are rejected over Pixley et al., and they stand or fall together. The claims of Group E are directed to a verification system or a method of verifying functional similarity between a first design and a second design which includes analyzing the representation of the first design to determine a set of inputs to a test point, generating a set of symbolic stimulus to be applied to the corresponding test point inputs in the representation of the second design, accepting as

an additional input one or more additional nodes in the first design, finding additional inputs in the first design corresponding to the additional nodes, generating a second set of symbolic stimulus from the additional inputs, applying the second set of symbolic stimulus to corresponding inputs in the representation of the second design, and generating an output response for use in verifying functional similarity. The claims of Group E are rejected over Martin et al., and they stand or fall together. The claim of Group F is dependent off of Group E, but includes additional limitations. The claim of Group G is directed to a computer readable medium for storing a verification system which includes a set of instructions which, when executed, implement a process including analyzing the representation of the first design to determine a set of inputs to a test point, generating a set of symbolic stimulus to be applied to the corresponding test point inputs in the representation of the second design, accepting as an additional input one or more additional nodes in the first design, finding additional inputs in the first design corresponding to the additional nodes, generating a second set of symbolic stimulus from the additional inputs, applying the second set of symbolic stimulus to corresponding inputs in the representation of the second design, and generating an output response for use in verifying functional similarity. The claim of Group G is rejected over Pixley et al.

ARGUMENTS

Arguments Common to Groups A, B, and C

The Examiner uses Martin in the rejections of claims 1-18 (of Groups A, B, and C) under 35 U.S.C. 102(e). In regards to the rejections using Martin under 35 U.S.C. 102(e), Appellants respectfully submit that claims 1-18 are not anticipated by the cited prior art. A reference is anticipatory only if it discloses all limitations of a claim. *Jamesbury Corp. v. Litton Indus. Products*, 756 F.2d 1556, 225 USPQ 253 (Fed. Cir. 1985); *Atlas Powder Co. v. du Pont*, 750 F.2d 1569, 224 USPQ 409 (Fed. Cir. 1984).

More specifically, with respect to independent claims 1 and 13, Appellants submit that Martin does not or suggest each and every element recited in claims 1 and 13. Each of claims 1 and 13 include providing a failure indicator and a characterization of a failure, applying one or more constraints to the characterization of the failure, the one or more constraints representing restriction on permissible test parameters of the second design representation, and determining whether the one or more constraints will prevent the failure from occurring. In the Office Action mailed August 21, 2003, the Examiner states that these elements of claims 1 and 13 are taught by Martin and cites col. 6, ll. 11-11 [sic], of Martin (which Appellants assumed refers to col. 6, ll. 1-11 of Martin because lines 1-11 were underlined by the Examiner in the copy of the patent that Appellants received and these lines were again cited in the Final Office Action mailed March 3, 2004). However, this cited section simply discusses the ability to test and debug a design block more quickly, but this does not teach the elements of claim 1 or claim 13 cited above, such as the use of failure indicators and characterizations of a failure or the use of constraints as claimed in each of claims 1 and 13. Furthermore, nothing else in col. 6, or the remainder of Martin teaches these elements.

In the Remarks section of the Final Office Action mailed March 3, 2004, the Examiner states that the elements of applying one or more constraints (referring to claim 1), are taught by the tester in Martin (FIG. 2, #208, 210) and by the text in col. 6, lines 1-16. However, these sections of Martin do not teach the elements of applying one

or more constraints to the characterization of the failure, the one or more constraints representing restriction on permissible test parameters of the second design representation, and determining whether the one or more constraints will prevent the failure from occurring. In this Remarks section, the Examiner states that Martin discloses “the use of an identity match (col. 6, ll. 5-13) and a characterization of the failure (col. 6, ll. 16-18).” However, col. 6, ll. 5-13, does not disclose the use of an identity match, and col. 6, ll. 16-18, does not disclose a characterization of the failure. Furthermore, even if it is assumed that Martin discloses an identity match (which the Examiner maps to the element of a failure indicator in claim 1) and a characterization of the failure, nothing in these cited sections of col. 6, nor in the remainder of Martin, teach the further details of applying one or more constraints to the characterization of the failure, the one or more constraints representing restriction on permissible test parameters of the second design representation, and determining whether the one or more constraints will prevent the failure from occurring.

Therefore, as described above, the elements of claim 1 (and claim 13) are directed to a novel verification system/method different from the one disclosed in Martin. While Martin and the current Application both address a tool for verifying two designs, the current Application recognizes and addresses problems introduced by the verification method that are not discussed or addressed in Martin. For example, the existence of false failures caused through the use of symbolic simulation (as described in the current Application) is not addressed in Martin. While the some of the drawings and text are similar in Martin and the current Application, the methodology for verifying two designs is different in each. For example, the methodology illustrated in the flow diagram of FIG. 4 in the current Application, which supports many of the novel elements in claims 1 and 13, is not taught or even present in Martin, which uses a completely different methodology, e.g. see FIGs. 3 and 4 of Martin. Appellants also wish to point out that under 35 U.S.C. 103(c), Martin cannot be used in a 103(a) (i.e. obviousness) rejection against the current claims because the Application and Martin are commonly assigned to Motorola, Inc.

For at least these reasons, independent claims 1 and 13 and dependent claims 2-12 and 14-18 are patentable over Martin under 35 U. S.C. 102(e), and reversal is respectfully requested.

Additional Arguments for Group B

The Examiner also uses Martin in the rejections of claims 10 and 11 of Group B. As stated above, claims 10 and 11 depend from claim 1 and are therefore, at least allowable for those reasons provided above with respect to claim 1. Claim 10, dependent from claim 1, further claims wherein the one or more constraints comprise a set of constraints, and an order in which the set of constraints is applied is dependent upon the characterization of the failure. Martin also does not teach or suggest these elements. Firstly, as state above, Martin does not teach constraints (representing restrictions on permissible test parameter of the second design representation) as claimed in claims 1 and 10. Secondly, Martin does not teach that an order of applying a set of constraints is dependent upon the characterization of the failure. The Examiner, in the Office Action mailed August 21, 2003, states that the elements of claim 10 are taught by Martin in col. 5, ll. 41-67. This section simply discusses an example of data produced by step 306 of FIG. 3 in which stable schematic time intervals are assigned for latches, primary inputs, outputs and cutpoints. This example data is illustrated in FIG. 7 in a digital wave form diagram in FIG. 7 to illustrated the timing of signals. However, this section does not teach the additional elements of claim 10. Claim 11 depends from claim 10 and is therefore allowable for those reasons stated above with respect to claim 1 and for the additional reasons stated herein with respect to claim 10.

Therefore, for these additional reasons, Appellants respectfully submit that the claims of Group B are allowable. Reversal is respectfully requested.

Additional Arguments for Group C

The Examiner also uses Martin in the rejections of claim 17 of Group C. As stated above, claim 17 depends from claim 13 and is therefore, at least allowable for those reasons provided above with respect to claim 13. Claim 17 further claims creating a set of constraints, and applying predetermined ones of the set of constraints in an order that is dependent upon the characterization of the failure. Martin also does not teach or suggest these elements. Firstly, as state above, Martin does not teach constraints (representing restrictions on permissible test parameter of the second design representation) as claimed in claims 13 and 17. Secondly, Martin does not teach that an order of applying a set of constraints is dependent upon the characterization of the failure. The Examiner, in the Office Action mailed August 21, 2003, states that the elements of claim 17 are taught by Martin in col. 5, ll. 41-67. This section simply discusses an example of data produced by step 306 of FIG. 3 in which stable schematic time intervals are assigned for latches, primary inputs, outputs and cutpoints. This example data is illustrated in FIG. 7 in a digital wave form diagram in FIG. 7 to illustrated the timing of signals. However, this section does not teach the additional elements of claim 17.

Therefore, for these additional reasons, Appellants respectfully submit that the claims of Group C are allowable. Reversal is respectfully requested.

Arguments for Group D

The Examiner uses Pixley in the rejections of claims 19 and 20 of Group D under 35 U.S.C. 102(b). In regards to the rejections using Pixley under 35 U.S.C. 102(b), Appellants respectfully submit that claims 19 and 20 are not anticipated by the cited prior art. A reference is anticipatory only if it discloses all limitations of a claim. *Jamesbury Corp. v. Litton Indus. Products*, 756 F.2d 1556, 225 USPQ 253 (Fed. Cir. 1985); *Atlas Powder Co. v. du Pont*, 750 F.2d 1569, 224 USPQ 409 (Fed. Cir. 1984).

More specifically, with respect to independent claim 19, Appellants submit that Pixley does not or suggest each and every element recited in claims 19. Claim 19 includes a computer readable storage medium for storing a verification system having a set of instructions, which, when executed, implement a processing including comparing a representation of a second design with a representation of a first design, providing a failure indicator and a characterization of a failure, applying one or more constraints to the characterization of the failure, the one or more constraints representing restrictions on permissible test parameters of the second design representation, and determining whether the one or more constraints will prevent the failure from occurring. In the Office Action mailed August 21, 2003, the Examiner states that these elements are taught by Pixley and cites col. 5, ll. 38-57. However, this cited section simply discusses the screening out of invalid cutpoint pairs, but this does not teach the elements of claim 19 cited above, such as the use of failure indicators and characterizations of a failure or the use of constraints. Furthermore, the removal of invalid cutpoint pairs is not relevant to these elements of claim 19. For example, the removal of invalid cutpoints using the ATPG techniques of Pixley may be done in addition to the claimed elements of claim 19 cited above or may not be done at all.

In the Remarks section on page 9 of the Final Office Action mailed March 3, 2004, the Examiner states that "Pixley's cutpoint variables represent constraints which are substituted into an XOR model to determine a failure condition, column 6, lines 25-40," and that "Variables (constraints) are substituted and it is determined which variables result in failure." However, Appellants respectfully submit that the Examiner has mischaracterized the variables of Pixley. That is, the cutpoint variables of Pixley are not constraints *which represent restrictions on permissible test parameters*. In Pixley, when a cutpoint does not result in a match (the output of the XOR is not a one or a zero), the cutpoint is replaced with its actual function. For example, referring to FIG. 8 of Martin, the use of cutpoint variable X results in XOR_OUT being 1 for B=0 and X=1, but being 0 for the remainder of the inputs. Therefore, this cutpoint is not a valid cutpoint and is completely removed and therefore replaced with its actual function ("A or B" as seen in FIG. 5 of Pixley). Thus, cutpoint variable X is no longer present. However, cutpoint variable X is NOT a constraint which restricts permissible test

parameters. That is, when cutpoint variable X is present, it can be any value *without restriction*. However, if it is invalid, it is removed all together and is therefore also not used to restrict permissible test parameters because it no longer affects the XOR circuit at all. Instead, A and B are used, where A and B can be any value, without restriction. As described in the current Application, cutpoints may be used to *generate* constraints (see, for example, page 8, line 27, through page 9, lines 8). For example, on these pages, cutpoint R216 (in FIG. 2) is introduced, where R and S are still inputs; however, cutpoint R216 is used to obtain a constraint of “R= NOT S” which restricts permissible test parameters for R and S. In Pixley, if cutpoint variable X is present, no restrictions are provided for X, and if it is removed and thus replaced by its actual function, it is no longer a test parameter. Therefore, the cutpoint variables of Pixley do not teach or suggest the constraints as claimed in claim 19.

For at least these reasons, Appellants submit that claim 19 is allowable over Pixley. Claim 20, which depends from claim 19, is therefore also allowable for at least those reasons stated above with respect to claim 19. Reversal is respectfully requested.

Arguments Common to Groups E and F

The Examiner uses Martin in the rejections of claims 21-25 (of Groups E and F) under 35 U.S.C. 102(e). In regards to the rejections using Martin under 35 U.S.C. 102(e), Appellants respectfully submit that claims 21-25 are not anticipated by the cited prior art. A reference is anticipatory only if it discloses all limitations of a claim. *Jamesbury Corp. v. Litton Indus. Products*, 756 F.2d 1556, 225 USPQ 253 (Fed. Cir. 1985); *Atlas Powder Co. v. du Pont*, 750 F.2d 1569, 224 USPQ 409 (Fed. Cir. 1984).

More specifically, with respect to independent claims 21 and 24, Appellants submit that Martin does not or suggest each and every element recited in claims 21 and 24. Each of claims 21 and 24 include analyzing with a symbolic stimulus generator the representation of the first design to determine a set of inputs to a test point, generating a set of symbolic stimulus to be applied to corresponding test point inputs in the representation of the second design, accepting as an additional input one or more

additional nodes in the first design, finding additional inputs in the first design corresponding to the additional nodes, generating a second set of symbolic stimulus from the additional inputs, and applying the second set of symbolic stimulus to corresponding inputs in the representation of the second design and generating an output response for use in verifying functional similarity. In the Office Action mailed August 21, 2003, the Examiner states that the elements of claim 21 are taught by Martin at FIG. 2, #210; col. 2, lines 63 to col. 3, lines 67. However, FIG. 2 and the cited sections of Martin (col. 2, line 63 to col. 3, line 67) clearly do not teach these elements. Martin describes a symbolic assertion generator and a symbolic simulator which do not take into consideration the use of additional nodes as claimed in claims 21 and 24 which may, for example, be used to address the issue of false failures. For example, note that the inputs to symbolic assertion generation 208 of FIG. 2 in Martin include only design inputs while the inputs to symbolic assertion generation 108 of the current Application includes design inputs as well as additional reference design nodes. Therefore, for at least these reasons, Applicants submit that claims 21 and 24 are clearly not anticipated by Martin.

In the Remarks section on page 8 of the Final Office Action mailed March 3, 2004, the Examiner states “Independent claims 21 and 24 recite this limitation [of additional nodes] and it is disclosed in Martin at fig. 2, #206 which **necessarily** includes additional nodes, (cf. Applicants’ Fig. 1, #106, the parenthetical information)” (emphasis added). However, Appellants submit that this response is improper. The Examiner cannot use sections of Appellants’ own specification (which are NOT indicated as being prior art) to reject the claims. That is, the reason that fig. 2, #206 of Martin did not include the additional nodes is because Martin does not teach or suggest them at all. That is, the design inputs of Martin at fig. 2, #206 **does not necessarily include additional nodes**, as asserted by the Examiner. (See, for example, col. 2, line 60-62, of Martin which never even mentions the additional nodes while the current Application on, for example, page 6, lines 4-8, clearly includes additional nodes in the design inputs). The use of additional nodes in avoiding false failures is an aspect of the current Application (and **not** of Martin) and was thus included into FIG. 1, #106 of the current Application and also provides one of the novel aspects of claims 21 and 24. The

Examiner therefore *cannot* use FIG. 1, #106 of the current application to conclude that this type of design input is known.

Appellants provided the response described in the previous paragraph to the Examiner in a Response to Final Office Action mailed May 3, 2004. The Examiner, in the Advisory Action mailed May 25, 2004, in an attempt to respond to Appellants response with respect to claims 21 and 24, states “contrary to Applicants’ assertion, the instant rejections are not based on Applicants’ disclosure,” and proceeds to state “Cf., shorthand for the word ‘compare’, was referenced in the Remarks section of the final rejection and is not relied on for the substantive rejection therein.” Appellants disagree with this comment made by the Examiner. Appellants originally argued why Martin does not teach, for example, additional nodes. In response to Appellants Arguments (i.e. in the Remarks section of the Final Office Action), the Examiner states that Martin at fig. 2, #206 **necessarily** includes additional nodes. In doing so, the Examiner “compares” Martin’s FIG. 2, #206 with Appellants’ FIG. 1, #106 (the parenthetical information) to show that design inputs necessarily include additional nodes. Therefore, Appellants reasonably construe this statement by the Examiner as the Examiner using the specification of the current Application to reject claims 21 and 24 in the current Application. However, Appellants also note that simply because FIG. 2 of Martin may appear similar to FIG. 1 of the current Application, many elements and details are included with respect to FIG. 1 of the current Application and described throughout the text of the current Application which differentiate FIG. 1 from FIG. 2 of Martin. That is, as was mentioned above, Martin and the current Application provide different methodologies for verifying two designs, where the claims of the current Application, such as claims 21 and 24, are directed to aspects which are not taught or even discussed by Martin.

Appellants also wish to point out that under 35 U.S.C. 103(c), Martin cannot be used in a 103(a) (i.e. obviousness) rejection against the current claims because the Application and Martin are commonly assigned to Motorola, Inc.

Therefore, for at least these reasons, independent claims 21 and 24 and dependent claims 22-23 and 25 are patentable over Martin under 35 U. S.C. 102(e), and reversal is respectfully requested.

Additional Arguments for Group F

The Examiner also uses Martin in the rejection of claim 23 of Group F. As stated above, claim 23 depends from claim 21 and is therefore at least allowable for those reasons provided above with respect to claim 21. Claim 23 further claims wherein the corresponding inputs in the representation of the second design do not structurally exist in identical form in the representation of the first design, but correspondence in functional result exists. Martin also does not teach or suggest these elements. Unlike in Martin, the inputs of the two designs being verified need not match exactly. For example, additional nodes may be used in the current Application to help identify and address false failures, where, as described above, Martin does not discuss the use of additional nodes. The Examiner, in the Office Action mailed August 21, 2003, states that the elements of claim 23 are taught by Martin in col. 2, ll. 15-43. This section describes the design views of FIG. 2 but makes not mention as to whether the inputs can be non-identical. Furthermore, this section, nor the rest of Martin, discuss the possibility of additional nodes or varied inputs. That is, Martin is silent as to the elements of claim 23.

Therefore, for these additional reasons, Appellants respectfully submit that the claims of Group F are allowable. Reversal is respectfully requested.

Arguments for Group G


The Examiner uses Pixley in the rejections of claim 26 of Group G under 35 U.S.C. 102(b). In regards to the rejections using Pixley under 35 U.S.C. 102(b), Appellants respectfully submit that claim 26 is not anticipated by the cited prior art. A reference is anticipatory only if it discloses all limitations of a claim. *Jamesbury Corp. v. Litton Indus. Products*, 756 F.2d 1556, 225 USPQ 253 (Fed. Cir. 1985); *Atlas Powder Co. v. du Pont*, 750 F.2d 1569, 224 USPQ 409 (Fed. Cir. 1984).

More specifically, with respect to independent claim 26, Appellants submit that Pixley does not or suggest each and every element recited in claims 26. Claim 26 includes a computer readable storage medium for storing a verification system having a set of instructions, which, when executed, implement a process including analyzing with a symbolic stimulus generator the representation of the first design to determine a set of inputs to a test point, generating a set of symbolic stimulus to be applied to corresponding test point inputs in the representation of the second design, accepting as an additional input one or more additional nodes in the first design, finding additional inputs in the first design corresponding to the additional nodes, generating a second set of symbolic stimulus from the addition inputs, and applying the second set of symbolic stimulus to corresponding inputs in the representation of the second design and generating an output response for use in verifying functional similarity. The Examiner, in the Office Action mailed August 21, 2003, states that claim 26 incorporates limitations already rejected by claim 19 and states that the BDD creations of Pixley (in col. 2, ll. 35-57) teaches the limitation of a symbolic stimulus generator. Firstly, the elements of claim 26 do not merely incorporate limitations present within claim 19. That is, many elements of claim 26 do not appear in claim 19, and the Examiner did not point out where each of these elements are found in disclosed in Pixley. Regardless, though, Appellants submit that Pixley does not teach or suggest each and every element of claim 26. Furthermore, claim 26 does not simply claim generating a set of symbolic stimulus. For example, as stated above, claim 26 claims accepting as an additional input

one or more additional nodes in the first design, finding additional inputs in the first design corresponding to the additional nodes, generating a second set of symbolic stimulus from the addition inputs, and applying the second set of symbolic stimulus to corresponding inputs in the representation of the second design and generating an output response for use in verifying functional similarity. These elements are not taught or suggested by the BDD creations of Pixley (such as those described in col. 2, lines 35-57).

Therefore, for at least these reasons, Appellants respectfully submits that the claim of Group G is allowable. Reversal is respectfully requested.

Respectfully submitted,

A handwritten signature in black ink, appearing to read 'Joanna G. Chiu', with a stylized flourish at the end.

Joanna G. Chiu
Attorney for Appellants
Reg. No. 43, 629
Ph: (512) 996-6839

APPENDIX

1. A verification system comprising:

2 a representation of a first design representing a specification having a
 predetermined functionality;
4 a representation of a second design, the representation of the second design
 intended to satisfy the predetermined functionality of the first design, the
6 verification system functioning to affirm that the representation of the
 second design satisfies the predetermined functionality of the
8 representation of the first design;
 a plurality of design inputs;
10 a tester for comparing the representation of the second design with the
 representation of the first design, and detecting when the representation
12 of the second design does not satisfy the representation of the first design,
 the tester providing a failure indicator and a characterization of a failure
14 in response to the detecting, the tester further comprising:
 a failure analyzer for applying one or more constraints to the
16 characterization of the failure, the one or more constraints
 representing restrictions on permissible test parameters of the
18 second design representation, and determining whether the one or
 more constraints will prevent the failure from occurring.

20

2. The verification system of claim 1 wherein the verification system functions to

2 affirm that the second design is fully functionally equivalent to the first design.

3. The verification system of claim 1 wherein one of the first design or the second
2 design is an RTL representation and the other is a gate level representation.
4. The verification system of claim 1 wherein one of the first design or the second
2 design is an RTL representation and the other is a transistor level representation.
5. The verification system of claim 1 wherein the representation of the first design and
2 the representation of the second design are two different representations of a same
design.
4
6. The verification system of claim 1 wherein the constraints are supplied as design
2 inputs.
7. The verification system of claim 1 wherein the constraints are supplied by a user of
2 the verification system.
8. The verification system of claim 1 wherein the constraints originate from the tester.
2
9. The verification system of claim 1 wherein the first design and the second design
2 represent a portion of an integrated circuit design that is less than all of the integrated
circuit design, and wherein another portion of the integrated circuit design at least
4 partially determines the one or more constraints.

10. The verification system of claim 1 wherein the one or more constraints further
2 comprise a set of constraints, and an order in which the set of constraints is applied is
dependent upon the characterization of the failure.

4

11. The verification system of claim 10 wherein not every constraint within the set of
2 constraints is applied to the characterization of the failure.

12. The verification system of claim 1 wherein the one or more constraints are
2 generated by any of the following comprising:

- (a) creation of cutpoints in the representation of the first design and the
4 representation of the second design;
- (b) input signals external to the representation of the first design and the
6 representation of the second design; or
- (c) state-holding elements contained within the representation of the first design
8 and the representation of the second design.

13. A method of verifying functional similarity between a first design and a second
2 design intended to satisfy functionality of the first design, comprising:

- receiving a representation of the first design;
- 4 receiving a representation of the second design;
- receiving a plurality of design inputs;

6 executing a test program on a computer that compares the representation of the
 second design with the representation of the first design, and detecting
8 when the representation of the second design does not satisfy the
 representation of the first design, the test program providing a failure
10 indicator and a characterization of a failure in response to the detecting,
 the test program further comprising:
12 applying one or more constraints to the characterization of the failure, the one or
 more constraints representing restrictions on permissible test parameters
14 of the second design representation, and analyzing the failure by
 determining whether the one or more constraints will prevent the failure
16 from occurring.

14. The method of claim 13 further comprising:

2 affirming that the second design is fully functionally equivalent to the first
 design.

4

15. The method of claim 13 further comprising:

2 obtaining the one or more constraints that are applied to the characterization of
 the failure as a portion of the plurality of design inputs that are received.

4

16. The method of claim 13 further comprising:

2 permitting another design separate from the first design and the second design to
 at least partially determine the one or more constraints.

4

17. The method of claim 13 further comprising:

2

creating a set of constraints, and applying predetermined ones of the set of constraints in an order that is dependent upon the characterization of the failure.

4

18. The method of claim 13 further comprising:

2

generating the one or more constraints by having constraints associated with any of the following comprising:

4

cutpoints created in the representation of the first design and the representation of the second design, input signals external to the representation of the first design and the representation of the second design, or state-holding elements contained within the representation of the first design and the representation of the second design.

6

8

10

19. A computer readable storage medium for storing a verification system, comprising:

2

a set of instructions, the set of instructions when executed implementing a verification process comprising:

4

receiving a representation of a first design representing a specification having a predetermined functionality;

6

receiving a representation of a second design, the representation of the second design intended to satisfy the predetermined functionality of the first

8 design, the verification system functioning to affirm that the
representation of the second design does in fact satisfy the predetermined
10 functionality of the representation of the first design;
receiving a plurality of design inputs;
12 comparing the representation of the second design with the representation of the
first design, and detecting when the representation of the second design
14 does not satisfy the representation of the first design, the detecting
resulting in providing a failure indicator and a characterization of a
16 failure; and
applying one or more constraints to the characterization of the failure, the one or
18 more constraints representing restrictions on permissible test parameters
of the second design representation, and determining whether the one or
20 more constraints will prevent the failure from occurring.

20. The computer readable storage medium of claim 19 further comprising:

2 maintaining the one or more constraints in a list that is applied in an order based
upon the characterization of the failure in response to the set of
4 instructions.

21. A verification system, comprising:

2 a representation of a first design representing a specification having a
predetermined functionality;

4 a representation of a second design, the representation of the second design
intended to satisfy the predetermined functionality of the first design, the
6 verification system functioning to affirm that the representation of the
second design does in fact satisfy the predetermined functionality of the
8 representation of the first design;
a plurality of design inputs;
10 a tester for comparing the representation of the second design with the
representation of the first design, and detecting when the representation
12 of the second design does not satisfy the representation of the first design,
the tester providing a failure indicator and a characterization of a failure
14 in response to the detecting, the tester further comprising:
a symbolic stimulus generator that analyzes the representation of the first design
16 to determine a set of inputs to a test point and generates a set of symbolic
stimulus to be applied to corresponding test point inputs in the
18 representation of the second design, the tester accepting as an additional
input one or more additional nodes in the first design, finding additional
20 inputs corresponding to the additional nodes, generating a second set of
symbolic stimulus from the additional inputs, applying the second set of
22 symbolic stimulus to corresponding inputs in the representation of the
second design, and generating an output response for use in verifying
24 functional similarity.

22. The verification system of claim 21 wherein the finding of additional inputs
2 corresponding to the additional nodes comprises tracing from an output-to-input
direction through the representation of the first design to identify the additional inputs.

4

23. The verification system of claim 21 wherein the corresponding inputs in the
2 representation of the second design do not structurally exist in identical form in the
representation of the first design, but correspondence in functional result exists.

4

24. A method of verifying functional similarity between a first design and a second
2 design intended to satisfy functionality of the first design, comprising:

receiving a representation of the first design;

4

receiving a representation of the second design;

receiving a plurality of design inputs;

6

comparing the representation of the second design with the representation of the
first design, detecting when the representation of the second design does

8

not satisfy the representation of the first design, and providing a failure
indicator and a characterization of a failure in response to the detecting;

10

analyzing with a symbolic stimulus generator the representation of the first
design to determine a set of inputs to a test point;

12

generating a set of symbolic stimulus to be applied to corresponding test point
inputs in the representation of the second design;

14

accepting as an additional input one or more additional nodes in the first design;

finding additional inputs in the first design corresponding to the additional nodes;

16 generating a second set of symbolic stimulus from the additional inputs; and
applying the second set of symbolic stimulus to corresponding inputs in the
18 representation of the second design and generating an output response for
use in verifying functional similarity.

20

25. The method of claim 24 wherein the finding additional inputs in the first design
2 corresponding to the additional nodes further comprises tracing from an output-
to-input direction through the representation of the first design to identify the
4 additional inputs.

26. A computer readable storage medium for storing a verification system, comprising:
2 a set of instructions, the set of instructions when executed implementing a
verification process comprising:
4 receiving a representation of the first design;
receiving a representation of the second design;
6 receiving a plurality of design inputs;
comparing the representation of the second design with the representation
8 of the first design, detecting when the representation of the second
design does not satisfy the representation of the first design, and
10 providing a failure indicator and a characterization of a failure in
response to the detecting;
12 analyzing with a symbolic stimulus generator the representation of the
first design to determine a set of inputs to a test point;

14 generating a set of symbolic stimulus to be applied to corresponding test
 point inputs in the representation of the second design;
16 accepting as an additional input one or more additional nodes in the first
 design;
18 finding additional inputs in the first design corresponding to the
 additional nodes;
20 generating a second set of symbolic stimulus from the additional inputs;
 and
22 applying the second set of symbolic stimulus to corresponding inputs in
 the representation of the second design and generating an output
24 response for use in verifying functional similarity.